Channel 0 status register
| MEM_WADDR_EX | This register records the memory address offset when receiver of CHANNEL%s is using the RAM. |
| MEM_RADDR_EX | This register records the memory address offset when transmitter of CHANNEL%s is using the RAM. |
| STATE | This register records the FSM status of CHANNEL%s. |
| MEM_OWNER_ERR | This status bit will be set when the ownership of memory block is wrong. |
| MEM_FULL | This status bit will be set if the receiver receives more data than the memory size. |
| MEM_EMPTY | This status bit will be set when the data to be set is more than memory size and the wraparound mode is disabled. |
| APB_MEM_WR_ERR | This status bit will be set if the offset address out of memory size when writes via APB bus. |
| APB_MEM_RD_ERR | This status bit will be set if the offset address out of memory size when reads via APB bus. |